RISC-Y N-way Processor

Project information

An N-way superscalar out-of-order processor based on the R10K scheme, implemented, integrated and verified by my EECS470 group as part of our final project. It includes all basic functioning features and modules for correctness.

3 Commits
1 Branch
0 Tags

README

Created on

February 01, 2022

Copy SSH clone URLgit@gitlab.eecs.umich.edu:adityaom/risc-y-n-way-processor.git
Copy HTTPS clone URLhttps://gitlab.eecs.umich.edu/adityaom/risc-y-n-way-processor.git